luke
/
iverilog
mirror of https://github.com/steveicarus/iverilog.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity

Spelling and whitespace

This commit is contained in:
Larry Doolittle 2016-03-13 10:58:08 -07:00 committed by Stephen Williams
parent 6a8303bdaf
commit 1784488096
6 changed files with 7 additions and 7 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
netlist.h
View File

@ -2624,7 +2624,7 @@ class NetProc : public virtual LineInfo {
// //
// nex_map holds the set of nexuses that are driven by this // nex_map holds the set of nexuses that are driven by this
// process, nex_out holds the accumulated outputs from this and // process, nex_out holds the accumulated outputs from this and
// preceeding sequential processes (i.e statements in the same // preceding sequential processes (i.e statements in the same
// block), enables holds the accumulated clock/gate enables, // block), enables holds the accumulated clock/gate enables,
// and bitmasks holds the accumulated masks that flag which bits // and bitmasks holds the accumulated masks that flag which bits
// are unconditionally driven (i.e. driven by every clause in // are unconditionally driven (i.e. driven by every clause in

2
nodangle.cc
View File

@ -140,7 +140,7 @@ static void check_is_floating(NetNet*sig)
if (sig->type() == NetNet::IMPLICIT_REG) return; if (sig->type() == NetNet::IMPLICIT_REG) return;
if (sig->type() == NetNet::REG) return ; if (sig->type() == NetNet::REG) return ;
// Asignments drive a signal. // Assignments drive a signal.
if (sig->peek_lref() > 0) return; if (sig->peek_lref() > 0) return;
for (unsigned idx = 0 ; idx < sig->pin_count() ; idx += 1) { for (unsigned idx = 0 ; idx < sig->pin_count() ; idx += 1) {

2
vhdlpp/architec_debug.cc
View File

@ -126,7 +126,7 @@ void InitialStatement::dump(ostream&out, int indent) const
void FinalStatement::dump(ostream&out, int indent) const void FinalStatement::dump(ostream&out, int indent) const
{ {
out << setw(indent) << "" << "FinalStatment file=" << get_fileline() << endl; out << setw(indent) << "" << "FinalStatement file=" << get_fileline() << endl;
StatementList::dump(out, indent); StatementList::dump(out, indent);
} }

4
vhdlpp/architec_elaborate.cc
View File

@ -67,11 +67,11 @@ int Architecture::elaborate(Entity*entity)
for(SubHeaderList::const_iterator it = subp_list.begin(); for(SubHeaderList::const_iterator it = subp_list.begin();
it != subp_list.end(); ++it) { it != subp_list.end(); ++it) {
errors += (*it)->elaborate(); errors += (*it)->elaborate();
} }
} }
// Create 'initial' and 'final' blocks for implicit // Create 'initial' and 'final' blocks for implicit
// initalization and clean-up actions // initialization and clean-up actions
if(!initializers_.empty()) if(!initializers_.empty())
statements_.push_front(new InitialStatement(&initializers_)); statements_.push_front(new InitialStatement(&initializers_));

2
vhdlpp/architec_emit.cc
View File

@ -103,7 +103,7 @@ int Architecture::emit(ostream&out, Entity*entity)
// Do not emit unbounded functions, we will just need fixed instances later // Do not emit unbounded functions, we will just need fixed instances later
if(!subp->unbounded()) if(!subp->unbounded())
errors += subp->emit_package(out); errors += subp->emit_package(out);
} }
} }

2
vvp/README.txt
View File

@ -117,7 +117,7 @@ The <file> and <lineno> are the location of the instantiation of this
scope. For a module, it is the location of the instance. scope. For a module, it is the location of the instance.
The <def-file> and <def-lineno> is the source file and line number for The <def-file> and <def-lineno> is the source file and line number for
the defintion of the scope. For modules, this is where the module is the definition of the scope. For modules, this is where the module is
defined instead of where it is instantiated. defined instead of where it is instantiated.
The <is-cell> flag is only useful for module instances. It is true The <is-cell> flag is only useful for module instances. It is true