luke
/
iverilog
mirror of https://github.com/steveicarus/iverilog.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity

vhdlpp: Architecture elaboration counts errors coming from expression elaboration.

This commit is contained in:
Maciej Suminski 2015-02-19 17:01:32 +01:00
parent cd55f30a27
commit 0f0bef32f2
1 changed files with 1 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
vhdlpp/architec_elaborate.cc
View File

@ -369,7 +369,7 @@ int SignalAssignment::elaborate(Entity*ent, Architecture*arc)
for (list<Expression*>::iterator cur = rval_.begin()
; cur != rval_.end() ; ++cur) {
(*cur)->elaborate_expr(ent, arc, lval_type);
errors += (*cur)->elaborate_expr(ent, arc, lval_type);
}
return errors;