luke/iverilog
1
0
Fork 0
mirror of https://github.com/steveicarus/iverilog.git synced 2026-08-22 13:57:18 +02:00
Code Issues Packages Projects Releases Wiki Activity

Tidy up blocking assignment code

Browse Source
This commit is contained in:
Nick Gasson
2008-07-15 10:44:48 +01:00
parent d1e7e325b7
commit 0b48f69b4e
4 changed files with 16 additions and 142 deletions
Download Patch File Download Diff File Expand all files Collapse all files
tgt-vhdl/expr.cc
+1 -1
View File
@@ -58,7 +58,7 @@ static vhdl_var_ref *translate_signal(ivl_expr_t e)
const char *renamed = get_renamed_signal(sig).c_str();
const vhdl_decl *decl = scope->get_decl(strip_var(renamed));
const vhdl_decl *decl = scope->get_decl(renamed);
assert(decl);
vhdl_type *type = new vhdl_type(*decl->get_type());