For SystemVerilog, support localparam in module parameter port lists.
This commit is contained in:
parent
763cc9c162
commit
06a60cac01
12
parse.y
12
parse.y
|
|
@ -4896,8 +4896,20 @@ module_parameter_port_list_opt
|
|||
|
||||
module_parameter_port_list
|
||||
: K_parameter param_type parameter_assign
|
||||
| K_localparam param_type localparam_assign
|
||||
{ if (!gn_system_verilog()) {
|
||||
yyerror(@1, "error: Local parameters in module parameter "
|
||||
"port lists requires SystemVerilog.");
|
||||
}
|
||||
}
|
||||
| module_parameter_port_list ',' parameter_assign
|
||||
| module_parameter_port_list ',' K_parameter param_type parameter_assign
|
||||
| module_parameter_port_list ',' K_localparam param_type localparam_assign
|
||||
{ if (!gn_system_verilog()) {
|
||||
yyerror(@3, "error: Local parameters in module parameter "
|
||||
"port lists requires SystemVerilog.");
|
||||
}
|
||||
}
|
||||
;
|
||||
|
||||
module_item
|
||||
|
|
|
|||
Loading…
Reference in New Issue