luke
/
iverilog
mirror of https://github.com/steveicarus/iverilog.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity

Rounding error.

This commit is contained in:
steve 2002-06-15 02:35:49 +00:00
parent 870c35eece
commit 067d09720c
1 changed files with 5 additions and 3 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

8
verireal.cc
View File

@ -17,7 +17,7 @@
* Foundation, Inc., 59 Temple Place - Suite 330, Boston, MA 02111-1307, USA
*/
#if !defined(WINNT) && !defined(macintosh)
#ident "$Id: verireal.cc,v 1.6 2001/11/06 06:11:55 steve Exp $"
#ident "$Id: verireal.cc,v 1.7 2002/06/15 02:35:49 steve Exp $"
#endif
# include "config.h"
@ -107,9 +107,8 @@ long verireal::as_long(int shift) const
while (ex < 0) {
long mod = val % 10;
val /= 10;
if (mod >= 5)
if (ex == -1 && mod >= 5)
val += 1;
ex += 1;
}
@ -141,6 +140,9 @@ ostream& operator<< (ostream&out, const verireal&v)
/*
* $Log: verireal.cc,v $
* Revision 1.7 2002/06/15 02:35:49 steve
* Rounding error.
*
* Revision 1.6 2001/11/06 06:11:55 steve
* Support more real arithmetic in delay constants.
*