6 lines
174 B
Plaintext
6 lines
174 B
Plaintext
|
Compiling vpi/celldefine.c...
|
||
|
|
Making celldefine.vpi from celldefine.o...
|
||
|
|
Verilog checking was OK.
|
||
|
|
Module instance top.dut is not a cell.
|
||
|
|
Module instance top.dutb is a cell.
|