luke
/
iverilog
mirror of https://github.com/steveicarus/iverilog.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity
iverilog/tgt-vhdl/vhdl.conf

5 lines
86 B
Plaintext
Raw Normal View History

Makefile and autoconf changes to build VHDL code generator
2008-05-28 18:17:39 +02:00
functor:cprop
functor:nodangle
flag:DLL=vhdl.tgt
Fix for GitHub issue #128 - disable CONCATZ generation for vhdl target.
2016-11-25 23:23:58 +01:00
flag:DISABLE_CONCATZ_GENERATION=true