mirror of
https://github.com/steveicarus/iverilog.git
synced 2026-09-05 16:56:06 +02:00
17 lines
352 B
Verilog
17 lines
352 B
Verilog
|
module top;
|
||
|
|
int bound = 2;
|
||
|
|
string q_str [$];
|
||
|
|
string q_str1 [$:-1];
|
||
|
|
string q_str2 [$:'X];
|
||
|
|
string q_str3 [$:bound];
|
||
|
|
|
||
|
|
initial begin
|
||
|
|
$display(q_str.size("a"));
|
||
|
|
$display(q_str.pop_front("a"));
|
||
|
|
$display(q_str.pop_back("a"));
|
||
|
|
q_str.push_front("a", "b");
|
||
|
|
q_str.push_back("a", "b");
|
||
|
|
$display("FAILED");
|
||
|
|
end
|
||
|
|
endmodule : top
|