mirror of
https://github.com/steveicarus/iverilog.git
synced 2026-09-06 00:57:24 +02:00
11 lines
285 B
Verilog
11 lines
285 B
Verilog
|
// This is the most trivial example of a program block.
|
||
|
|
// It contains only an initial statement and final statement,
|
||
|
|
// and prints "PASSED" so the test bench knows that it works.
|
||
|
|
|
||
|
|
program main ();
|
||
|
|
|
||
|
|
initial $display("Hello, World.");
|
||
|
|
final $display("PASSED");
|
||
|
|
|
||
|
|
endprogram : main
|