mirror of
https://github.com/steveicarus/iverilog.git
synced 2026-09-08 04:20:49 +02:00
11 lines
164 B
Verilog
11 lines
164 B
Verilog
|
program main;
|
||
|
|
|
||
|
|
reg foo;
|
||
|
|
|
||
|
|
// It is NOT legal to nest modules in program blocks.
|
||
|
|
module test;
|
||
|
|
initial $display("FAILED");
|
||
|
|
endmodule // test
|
||
|
|
|
||
|
|
endprogram // main
|