mirror of
https://github.com/steveicarus/iverilog.git
synced 2026-09-04 08:34:09 +02:00
11 lines
158 B
Verilog
11 lines
158 B
Verilog
|
// Check that declaring a net of a dynamic array type results in an error
|
||
|
|
|
||
|
|
module test;
|
||
|
|
|
||
|
|
wire x[];
|
||
|
|
|
||
|
|
initial begin
|
||
|
|
$display("FAILED");
|
||
|
|
end
|
||
|
|
endmodule
|