Files
iverilog/ivtest/ivltests/function2.v
T

25 lines
459 B
Verilog
Raw Normal View History

2022-01-15 10:18:50 -08:00
/*
* This program handles the case of a system task within a user
* defined function.
*/
module main;
reg [31:0] tmp1;
reg [31:0] tmp2;
function [31:0] test;
input [31:0] op1;
$write("op1 = %h\n", op1);
endfunction
initial
begin
tmp1 = 'hdeadbeef;
tmp2 = test(tmp1);
$display("PASSED");
end
endmodule