mirror of
https://github.com/steveicarus/iverilog.git
synced 2026-09-04 16:41:28 +02:00
19 lines
214 B
Verilog
19 lines
214 B
Verilog
|
// Check that using an enum type as the base type for an enum results in an
|
||
|
|
// error.
|
||
|
|
|
||
|
|
module test;
|
||
|
|
|
||
|
|
typedef enum {
|
||
|
|
X
|
||
|
|
} T;
|
||
|
|
|
||
|
|
enum T {
|
||
|
|
A
|
||
|
|
} e;
|
||
|
|
|
||
|
|
initial begin
|
||
|
|
$display("FAILED");
|
||
|
|
end
|
||
|
|
|
||
|
|
endmodule
|