mirror of
https://github.com/steveicarus/iverilog.git
synced 2026-09-03 06:53:48 +02:00
11 lines
155 B
Verilog
11 lines
155 B
Verilog
|
module top;
|
||
|
|
reg [15:0] array [1:0];
|
||
|
|
|
||
|
|
initial begin
|
||
|
|
array[1] = 15'd48;
|
||
|
|
|
||
|
|
// This should display 0003
|
||
|
|
$displayh(array[1]>>4);
|
||
|
|
end
|
||
|
|
endmodule
|