mirror of
https://github.com/steveicarus/iverilog.git
synced 2026-08-29 01:03:29 +02:00
4 lines
60 B
Verilog
4 lines
60 B
Verilog
|
module top;
|
||
|
|
initial $display("Hello World!");
|
||
|
|
endmodule
|