mirror of
https://github.com/steveicarus/iverilog.git
synced 2026-08-29 01:03:29 +02:00
6 lines
55 B
Verilog
6 lines
55 B
Verilog
|
module test();
|
||
|
|
|
||
|
|
logic [1:0] array = new[4];
|
||
|
|
|
||
|
|
endmodule
|