luke
/
iverilog
mirror of https://github.com/steveicarus/iverilog.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity
iverilog/ivtest/vpi/sim_time_cb1.c

3 lines
47 B
C
Raw Normal View History

Add regression tests for VPI simulation time callbacks with both time types.
2024-02-07 00:42:12 +01:00
#define TEST_SIM_TIME
#include "sim_time_cb.c"