This website requires JavaScript.
Explore
Help
Register
Sign In
luke
/
iverilog
mirror of
https://github.com/steveicarus/iverilog.git
Watch
1
Star
0
Fork
You've already forked iverilog
0
Code
Issues
Packages
Projects
Releases
Wiki
Activity
v10-branch
iverilog
/
tgt-vhdl
/
vhdl.conf
5 lines
86 B
Plaintext
Raw
Permalink
Normal View
History
Unescape
Escape
Makefile and autoconf changes to build VHDL code generator
2008-05-28 18:17:39 +02:00
functor:cprop
functor:nodangle
flag:DLL=vhdl.tgt
Fix for GitHub issue #128 - disable CONCATZ generation for vhdl target. (cherry picked from commit b4e8a123090963e82518827c9b54a902a580d8f5)
2016-11-25 23:23:58 +01:00
flag:DISABLE_CONCATZ_GENERATION=true