luke
/
icestorm
mirror of https://github.com/YosysHQ/icestorm.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity
icestorm/icefuzz/tests/bitop.v

4 lines
65 B
Verilog
Raw Blame History

module top (input a, b, output y);
assign y = a & b;
endmodule
Reference in New Issue View Git Blame Copy Permalink