luke
/
icestorm
mirror of https://github.com/YosysHQ/icestorm.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity

Merge pull request #130 from tomverbeure/icepll_options 

Add -n <module_name> option
This commit is contained in:
Clifford Wolf 2018-03-10 13:35:57 +01:00 committed by GitHub
parent 535fde6361 07b9ea6d58
commit 4476d83f76
No known key found for this signature in database
GPG Key ID: 4AEE18F83AFDEB23
1 changed files with 10 additions and 3 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

13
icepll/icepll.cc
View File

@ -52,6 +52,9 @@ void help(const char *cmd)
printf(" -m\n"); printf(" -m\n");
printf(" Save PLL configuration as Verilog module (use with -f)\n"); printf(" Save PLL configuration as Verilog module (use with -f)\n");
printf("\n"); printf("\n");
printf(" -n <module name>\n");
printf(" Specify different Verilog module name than the default 'pll'\n");
printf("\n");
printf(" -q\n"); printf(" -q\n");
printf(" Do not print PLL configuration to stdout\n"); printf(" Do not print PLL configuration to stdout\n");
printf("\n"); printf("\n");
@ -64,11 +67,12 @@ int main(int argc, char **argv)
double f_pllout = 60; double f_pllout = 60;
bool simple_feedback = true; bool simple_feedback = true;
char* filename = NULL; char* filename = NULL;
char* module_name = NULL;
bool save_as_module = false; bool save_as_module = false;
bool quiet = false; bool quiet = false;
int opt; int opt;
while ((opt = getopt(argc, argv, "i:o:Smf:q")) != -1) while ((opt = getopt(argc, argv, "i:o:Smf:n:q")) != -1)
{ {
switch (opt) switch (opt)
{ {
@ -87,6 +91,9 @@ int main(int argc, char **argv)
case 'f': case 'f':
filename = optarg; filename = optarg;
break; break;
case 'n':
module_name = optarg;
break;
case 'q': case 'q':
quiet = true; quiet = true;
break; break;
@ -238,11 +245,11 @@ int main(int argc, char **argv)
f_pllin, f_pllout, best_fout); f_pllin, f_pllout, best_fout);
// generate Verilog module // generate Verilog module
fprintf(f, "module pll(\n" fprintf(f, "module %s(\n"
"\tinput clock_in,\n" "\tinput clock_in,\n"
"\toutput clock_out,\n" "\toutput clock_out,\n"
"\toutput locked\n" "\toutput locked\n"
"\t);\n\n" "\t);\n\n", (module_name ? module_name : "pll")
); );
// save iCE40 PLL tile configuration // save iCE40 PLL tile configuration