mirror of https://github.com/YosysHQ/abc.git
97 lines
2.8 KiB
C
97 lines
2.8 KiB
C
/**CFile****************************************************************
|
|
|
|
FileName [ioReadVerilog.c]
|
|
|
|
SystemName [ABC: Logic synthesis and verification system.]
|
|
|
|
PackageName [Command processing package.]
|
|
|
|
Synopsis [Procedure to read network from file.]
|
|
|
|
Author [Alan Mishchenko]
|
|
|
|
Affiliation [UC Berkeley]
|
|
|
|
Date [Ver. 1.0. Started - June 20, 2005.]
|
|
|
|
Revision [$Id: ioReadVerilog.c,v 1.00 2005/06/20 00:00:00 alanmi Exp $]
|
|
|
|
***********************************************************************/
|
|
|
|
#include "ioAbc.h"
|
|
#include "ver.h"
|
|
|
|
ABC_NAMESPACE_IMPL_START
|
|
|
|
|
|
////////////////////////////////////////////////////////////////////////
|
|
/// DECLARATIONS ///
|
|
////////////////////////////////////////////////////////////////////////
|
|
|
|
//extern Abc_Lib_t * Ver_ParseFile( char * pFileName, Abc_Lib_t * pGateLib, int fCheck, int fUseMemMan );
|
|
|
|
////////////////////////////////////////////////////////////////////////
|
|
/// FUNCTION DEFINITIONS ///
|
|
////////////////////////////////////////////////////////////////////////
|
|
|
|
/**Function*************************************************************
|
|
|
|
Synopsis [Reads hierarchical design from the Verilog file.]
|
|
|
|
Description []
|
|
|
|
SideEffects []
|
|
|
|
SeeAlso []
|
|
|
|
***********************************************************************/
|
|
Abc_Ntk_t * Io_ReadVerilog( char * pFileName, int fCheck )
|
|
{
|
|
Abc_Ntk_t * pNtk;
|
|
Abc_Lib_t * pDesign;
|
|
int RetValue;
|
|
|
|
// parse the verilog file
|
|
pDesign = Ver_ParseFile( pFileName, NULL, fCheck, 1 );
|
|
if ( pDesign == NULL )
|
|
return NULL;
|
|
|
|
// detect top-level model
|
|
RetValue = Abc_LibFindTopLevelModels( pDesign );
|
|
pNtk = (Abc_Ntk_t *)Vec_PtrEntry( pDesign->vTops, 0 );
|
|
if ( RetValue > 1 )
|
|
printf( "Warning: The design has %d root-level modules. The first one (%s) will be used.\n",
|
|
Vec_PtrSize(pDesign->vTops), pNtk->pName );
|
|
|
|
// extract the master network
|
|
pNtk->pDesign = pDesign;
|
|
pDesign->pManFunc = NULL;
|
|
|
|
// verify the design for cyclic dependence
|
|
assert( Vec_PtrSize(pDesign->vModules) > 0 );
|
|
if ( Vec_PtrSize(pDesign->vModules) == 1 )
|
|
{
|
|
// printf( "Warning: The design is not hierarchical.\n" );
|
|
Abc_LibFree( pDesign, pNtk );
|
|
pNtk->pDesign = NULL;
|
|
pNtk->pSpec = Extra_UtilStrsav( pFileName );
|
|
}
|
|
else
|
|
{
|
|
// check that there is no cyclic dependency
|
|
Abc_NtkIsAcyclicHierarchy( pNtk );
|
|
}
|
|
|
|
//Io_WriteVerilog( pNtk, "_temp.v" );
|
|
return pNtk;
|
|
}
|
|
|
|
////////////////////////////////////////////////////////////////////////
|
|
/// END OF FILE ///
|
|
////////////////////////////////////////////////////////////////////////
|
|
|
|
|
|
|
|
ABC_NAMESPACE_IMPL_END
|
|
|