Alan Mishchenko
f4d870e109
Updating interface of "twoexaxct".
2026-05-18 07:31:39 -07:00
Alan Mishchenko
ffb0ff63fc
Updating interface of %yosys to take multiple Verilog files.
2026-05-18 07:23:18 -07:00
Alan Mishchenko
07e38ef030
Imrpovements in "twoexact".
2026-05-17 18:51:49 -07:00
Alan Mishchenko
7bf1177d39
Add MM-based adder generation to &genadder.
2026-05-15 17:57:45 -07:00
Alan Mishchenko
26567123a7
Fix warnings.
2026-05-15 17:47:46 -07:00
alanminko
2827348459
Merge pull request #507 from Meneya/bmc3c
...
Added option -c to call CaDiCaL solver inside bmc3 engine (bmc3 -c)
2026-05-15 07:54:43 -07:00
Alan Mishchenko
c61f1a04e9
Bug fix in handling ufar calls.
2026-05-11 19:27:06 -07:00
alanminko
9d410e8163
Merge pull request #506 from zxxr1113/incremental_scorr_clean
...
New feature: Add incremental refinement to &scorr command
2026-05-11 14:36:23 -07:00
Alan Mishchenko
8c9e66205e
Bug fix in &sprove.
2026-05-11 13:49:26 -07:00
Alan Mishchenko
60b3991a0e
Assume minimum required times when not given by the user.
2026-05-11 12:18:15 -07:00
xiran
d55ae1421c
New feature: Add incremental refinement to &scorr command
2026-05-10 22:58:10 -07:00
Alan Mishchenko
d54cbda229
Multi-output gate mapper.
2026-05-10 09:52:16 -07:00
Alan Mishchenko
cf5da03652
Bug fix.
2026-05-09 19:13:42 -07:00
Alan Mishchenko
f3157272ae
Initial support of multi-output gates in sizing.
2026-05-08 16:03:24 -07:00
Alan Mishchenko
eaa8496b42
Streamlining support for multi-output gates
2026-05-08 00:45:46 -07:00
Alan Mishchenko
fc4cfc0c35
Extending support for sequential AIGs.
2026-05-04 18:56:14 -07:00
alanminko
84b78d570c
Merge pull request #498 from petterreinholdtsen/mach-only-apple
...
Corrected #ifdef for mach based Apple builds in cadical_file.cpp.
2026-05-02 21:21:43 -07:00
alanminko
6d9c88d7e8
Merge pull request #499 from petterreinholdtsen/missing-path-max
...
Provide replacement value for PATH_MAX on platforms without it.
2026-05-02 21:20:38 -07:00
alanminko
298bcee98a
Merge pull request #505 from gigeresk/lutpack_assert_fix
...
Fix intermittent assert failures in lutpack functions
2026-05-02 21:20:01 -07:00
alanminko
5611ca0bbb
Merge pull request #503 from AdvaySingh1/ISSUE-479
...
Added fix for write_cnf adding extra clauses on direct PI-PO
2026-05-02 21:19:31 -07:00
alanminko
ec4faae74a
Merge pull request #501 from petterreinholdtsen/writepla-assert-relaxed
...
Relaxed assert in Io_WritePla() to avoid failure with too shallow network.
2026-05-02 21:16:35 -07:00
Fred Tombs
db8e5d9988
Apply same assert fix to l144
2026-05-02 16:15:00 -04:00
Alan Mishchenko
ff00f67063
Updating verilog writer.
2026-05-02 08:22:59 -07:00
Fred Tombs
60e091d993
Replace failing assert in lutpack with non-failing version
2026-05-02 10:09:50 -04:00
Alan Mishchenko
d07ce81c91
Bug fixes.
2026-04-30 23:38:51 -07:00
Alan Mishchenko
153d6b7f82
Fix out-of-bound bug in &glucose
2026-04-30 18:04:04 -07:00
Alan Mishchenko
b413eb90de
Fix windows build.
2026-04-25 22:41:26 -07:00
Alan Mishchenko
b2a0cabf29
Updates to &sprove.
2026-04-25 22:32:27 -07:00
Alan Mishchenko
c20832627f
Extending &sprove interface
2026-04-25 17:45:55 -07:00
Alan Mishchenko
8e6b287674
Improving callbacks in &bmcG
2026-04-25 17:42:06 -07:00
Alan Mishchenko
1056de3239
High memory use fix in &scorr -Z
2026-04-24 18:57:29 -07:00
Advay Singh
d74b33eba6
Added fix for write_cnf adding extra clauses on direct PI-PO
2026-04-23 13:09:26 -05:00
Petter Reinholdtsen
2b9920e6a5
Relaxed assert in Io_WritePla() to avoid failure with too shallow network.
...
Otherwise the abc will refuse to output trivial functions(constant 1 or 0).
The issue was originally submitted to
<URL: https://bitbucket.org/alanmi/abc/issue/27/assertion-failure-in-write_pla-command >,
now available via
<URL: https://web.archive.org/web/20200621081236/https://bitbucket.org/alanmi/abc/issues/27/assertion-failure-in-write_pla-command >.
Sadly the example demonstrated the problem was not archived.
This issue was also reported as <URL: https://bugs.debian.org/780450 >.
2026-04-23 12:55:49 +02:00
Meneya
5096a78fbe
Added option -c to call CaDiCaL solver inside bmc3 engine (bmc3 -c)
2026-04-20 14:53:32 +05:30
Petter Reinholdtsen
1ddb7a2352
Provide replacement value for PATH_MAX on platforms without it.
...
The buffer length is used in a static array returned from
Extra_FileNameGenericAppend(), used many places in the code, and a
more dynamic approach would require a huge refactoring. There is no
guarantee that the 4096 value picked is large enough, but it matches
common values found on Linux.
2026-04-19 07:20:30 +02:00
Petter Reinholdtsen
fa042e42ed
Corrected #ifdef for mach based Apple builds in cadical_file.cpp.
...
Bring test in line with all other tests for mach based MacOS builds,
and ensure the code in question is not enabled with mach on GNU Hurd.
2026-04-18 10:25:11 +02:00
alanminko
8762d6c667
Merge pull request #496 from zxxr1113/fix-ssw-timing
...
fix timing inconsistency in calculating the "timeOther" in Ssw_ManPrintStats in sswMan.c
2026-04-14 10:02:22 -07:00
Franz Reichl
0f6ca59029
Extend the eSLIM package
2026-04-14 15:33:57 +02:00
xiran
6a52468604
fix timing inconsistency in calculating other time in Ssw_ManPrintStats in sswMan.c
2026-04-12 14:18:52 -07:00
Alan Mishchenko
8aa7e12dab
Adding trace logging to &sprove.
2026-04-11 21:14:19 -07:00
Alan Mishchenko
80c8a9a192
Bug fix in %blast.
2026-04-06 20:42:44 -07:00
Alan Mishchenko
ca2a410095
Add log dump to %ufar.
2026-04-04 09:04:24 -07:00
Alan Mishchenko
cd2998b5c7
Adding name-based input reordering in &cec.
2026-04-03 21:18:41 -07:00
Alan Mishchenko
bef23270f8
Improvements to command "history".
2026-03-27 20:09:54 -07:00
Alan Mishchenko
b8059c310a
Add support for second Verilog files in %ysoys and &cec
2026-03-27 19:24:31 -07:00
Alan Mishchenko
6aaf0db1e1
Fixing the required time problem.
2026-03-25 10:03:26 -07:00
Alan Mishchenko
60e0303e3a
Fix a mismatch in cut selection.
2026-03-24 20:16:09 -07:00
Alan Mishchenko
3881f2de37
Updated to &sprove.
2026-03-23 17:34:59 -07:00
Alan Mishchenko
ceebb2d167
Updated to &sprove.
2026-03-23 14:55:27 -07:00
Alan Mishchenko
24917213df
Updates to &if mapper.
2026-03-19 20:18:08 -07:00