luke
/
abc
mirror of https://github.com/YosysHQ/abc.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity
3,796 Commits 27 Branches 57 Tags 58 MiB
Commit Graph

41 Commits

Author SHA1 Message Date
Alan Mishchenko c2b805dc85 Adding visualization of word-level networks Wlc_Ntk_t. 2017-01-26 22:22:22 -08:00
Alan Mishchenko 64d7119ddc Adding visualization of word-level networks Wlc_Ntk_t. 2017-01-26 21:43:28 -08:00
Alan Mishchenko 7d82819d51 Adding visualization of word-level networks Wlc_Ntk_t. 2017-01-26 15:17:02 -08:00
Alan Mishchenko 3c8c807ac1 Improvements to SMT-LIB parser. 2017-01-26 11:56:17 -08:00
Alan Mishchenko de71ef44cd New command to profile arithmetic logic cones. 2016-11-26 17:06:54 -08:00
Alan Mishchenko c688d1b158 Improving SMT-LIB parser. 2016-05-23 10:42:53 -07:00
Alan Mishchenko 0f29f0aec9 Improving SMT-LIB parser. 2016-05-21 20:08:05 -07:00
Alan Mishchenko 34c5ac88d4 Improving SMT-LIB parser. 2016-05-20 20:38:43 -07:00
Alan Mishchenko 236d412255 Experiments with CEC for arithmetic circuits. 2016-05-07 19:47:02 -07:00
Alan Mishchenko ee17cbbf4b Supporting negative and reverse ranges of word-level variables in Wlc. 2016-04-04 18:09:41 -07:00
Alan Mishchenko a4d6e2f8c9 Typo in operator in Wlc_Ntk_t. 2016-03-18 20:47:21 -07:00
Alan Mishchenko 65ee47c515 Supporting bit-wise XNOR operator in Wlc_Ntk_t. 2016-03-18 13:58:22 +08:00
Alan Mishchenko 74328f52da Supporting complemented reduction operators. 2016-03-10 23:03:53 +09:00
Alan Mishchenko e0616441b3 Adding support for a different bit-blasting of a multiplier and squarer. 2016-02-12 09:46:49 -08:00
Alan Mishchenko c81b6cb515 Supporting X-valued constants in Wlc_Ntk_t. 2016-02-02 15:43:19 -08:00
Alan Mishchenko 77d64787e0 Changes to be able to compile ABC without CUDD. 2015-08-24 19:49:18 -07:00
Alan Mishchenko d332e670a2 Improving Wlc_Ntk_t data-structure by extending bit-ranges up to 4B enabling printout of AND2 in '%ps -d'. 2015-07-16 17:37:48 -07:00
Alan Mishchenko e37bd1fb64 Improved bit-blasting of various operators in Wlc_Ntk_t; added SQRT operator (@). 2015-07-14 19:55:05 -07:00
Alan Mishchenko 8efc9cb7a9 Bug fixing in %blast when blasting mod operator (handling zero divisor). 2015-07-07 15:38:54 -07:00
Alan Mishchenko 4b7dd69260 Adding new debugging feature to Wlc_Ntk_t. 2015-06-19 22:58:07 -07:00
Alan Mishchenko 0489deb631 Sequential word-level simulator for Wlc_Ntk_t. 2015-06-04 22:32:51 -07:00
Alan Mishchenko 3be417ae1c Fix inconsistency between operators and symbols in Wlc_Ntk_t. 2015-04-25 11:56:00 -07:00
Alan Mishchenko 6b0accd22a Modifications to read SMTLIB file from stdin. 2015-02-18 20:42:48 -08:00
Alan Mishchenko ff1fd41a47 Modifications to read SMTLIB file from stdin. 2015-02-15 21:57:42 -08:00
Alan Mishchenko ea2d82ab14 Modifications to read SMTLIB file from stdin. 2015-02-11 18:09:15 -08:00
Alan Mishchenko 55c5c1b58f Added SMT parser for Wlc_Ntk_t. 2015-02-07 22:05:02 -08:00
Alan Mishchenko 416cc3b2ae Outputting initial state in Wlc_Ntk_t. 2015-01-25 11:21:36 -08:00
Alan Mishchenko ffc7b60d2d Support of init-state in AIGs derived from word-level designs in Wlc_Ntk_t. 2015-01-21 17:43:46 -08:00
Alan Mishchenko d9ffe9c3ad Improvements to word-level network package. 2014-11-14 20:38:13 -08:00
Alan Mishchenko cc37fb9573 Improvements to word-level network package. 2014-11-14 20:12:20 -08:00
Alan Mishchenko a34183790f Enabling AIGs with boxes for word-level and sequential designs. 2014-11-13 18:28:25 -08:00
Alan Mishchenko ed1bf0000e Improvements to bit-blaster. 2014-09-30 19:51:39 -07:00
Alan Mishchenko 69bd355467 Support for sequential designs in word-level Verilog. 2014-09-26 16:11:36 -07:00
Alan Mishchenko 6aa1c94ea5 Enabling print-out, for each operator, of the percetage of AND nodes after bit-blasting. 2014-09-25 20:33:29 -07:00
Alan Mishchenko a1b4773c77 Printing node type statistics. 2014-09-24 17:29:34 -04:00
Alan Mishchenko 7d21182067 Printing node type statistics. 2014-09-24 13:01:24 -04:00
Alan Mishchenko 4db5e3c02d Printing node type statistics. 2014-09-24 12:46:35 -04:00
Alan Mishchenko ffd77ffedd Improvements to word-level Verilog parser. 2014-09-17 15:14:17 -07:00
Alan Mishchenko ec0b9b6b6e Improvements to word-level Verilog parser. 2014-09-16 22:08:22 -07:00
Alan Mishchenko 501c3f0b1e Compiler warnings. 2014-09-12 13:53:04 -07:00
Alan Mishchenko dcb7d0d3fc New word-level representation package. 2014-09-12 13:40:48 -07:00