luke
/
abc
mirror of https://github.com/YosysHQ/abc.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity
2,726 Commits 27 Branches 57 Tags 58 MiB
Commit Graph

2726 Commits

Author SHA1 Message Date
Alan Mishchenko 97e620a4b7 Adding specialized matching to 'if'. 2014-08-16 18:28:41 -07:00
Alan Mishchenko 06100279cd Added DSD-based collapsing &dsd. 2014-08-16 11:54:49 -07:00
Alan Mishchenko c8bfe83e55 Suggested fix to allow .constr files to have empty lines. 2014-08-13 16:46:20 -07:00
Alan Mishchenko f907347484 Enabling circuit solver in &fraig. 2014-08-12 18:54:43 -07:00
Alan Mishchenko 9055265394 Bug fix in &fraig -L <num>. 2014-08-12 16:23:52 -07:00
Alan Mishchenko 99a917caf3 Bug fix in &fraig -L <num>. 2014-08-12 16:20:03 -07:00
Alan Mishchenko 0722dde6f9 Increasing the size of pre-allocated memory in &syn2. 2014-08-11 18:34:14 -07:00
Alan Mishchenko 68ce0bc1c1 Adding delay optimization to synthesis script &syn2. 2014-08-08 12:45:28 -07:00
Alan Mishchenko 35b816dd57 Enabling cofactoring in the mapper. 2014-08-06 14:18:20 -07:00
Alan Mishchenko ae64dc0796 Profiling code for SOP/DSD/LMS balancing. 2014-08-04 21:36:01 -07:00
Alan Mishchenko a3a6002b3d Compiler warnings. 2014-08-04 15:34:34 -07:00
Alan Mishchenko 1d9d6814ee Enabling ISOP-based minimization in 'collapse' if EXDC is available. 2014-08-04 10:53:08 -07:00
Alan Mishchenko 82aec90c6c Compiler warnings. 2014-08-02 17:06:08 -07:00
Alan Mishchenko edba505d9d Profiling code for SOP/DSD/LMS balancing. 2014-08-02 17:01:48 -07:00
Alan Mishchenko 62bc45d1fb Changes to the hopelessly limited Verilog parser to skip one-bit bit-ranges, such as [7:7], which seems to help in some cases. 2014-08-02 17:00:24 -07:00
Alan Mishchenko 7fb1954268 Small changes. 2014-07-29 22:49:10 -07:00
Alan Mishchenko 6a69a9139c Adding support for standard-cell mapping. 2014-07-28 11:31:31 -07:00
Alan Mishchenko 674dcf2a6e Generating abstraction of standard cell library. 2014-07-26 16:49:32 -07:00
Alan Mishchenko 704b4bad6b Generating abstraction of standard cell library. 2014-07-26 16:46:45 -07:00
Alan Mishchenko 7d81490fe6 Generating abstraction of standard cell library. 2014-07-25 20:02:56 -07:00
Alan Mishchenko 9bfe2ad73a Fixing option 'if -G <num>' after changes. 2014-07-25 08:58:20 -07:00
Alan Mishchenko e6db0f1142 Adding message prefix. 2014-07-24 10:57:40 -07:00
Alan Mishchenko 2cdc5ab850 Bug fix in 'print_gates' due to the mix-up of the inverter. 2014-07-22 17:23:48 -07:00
Alan Mishchenko eee04f448d Undoing previous change to SOP balancing. 2014-07-22 17:11:50 -07:00
Alan Mishchenko 9fa827aacf Small improvement to SOP balancing. 2014-07-22 10:13:40 -07:00
Alan Mishchenko ba29267563 Small changes. 2014-07-21 22:43:08 -07:00
Alan Mishchenko c0aa9b6a5d Adding new command &sopb for resource-aware SOP balancing. 2014-07-21 13:49:25 -07:00
Alan Mishchenko ea73401db5 Updates and changes to several packages. 2014-07-20 22:11:00 -07:00
Alan Mishchenko ba3f2ac6c0 Small changes in several packages. 2014-07-18 14:05:00 -07:00
Alan Mishchenko ef55bbc8e6 Small changes in several packages. 2014-07-17 15:38:12 -07:00
Alan Mishchenko 4a861d868c Small changes in several packages. 2014-07-17 09:47:07 -07:00
Alan Mishchenko c58b57e2b4 Improvements to profiling and printing statistics. 2014-07-09 20:22:51 -07:00
Alan Mishchenko ea1e369fc2 Improvements to false path detection. 2014-07-09 11:59:52 -07:00
Alan Mishchenko b389f2054b Improvements to false path detection. 2014-07-08 23:51:20 -07:00
Alan Mishchenko c6814a5c8b Experiment with SOP balancing. 2014-07-02 11:19:27 -07:00
Alan Mishchenko 7ff2bce037 Compiler warning. 2014-07-01 23:01:12 -07:00
Alan Mishchenko 25ebef0b2b Improvements to representation of choices. 2014-07-01 13:06:46 -07:00
Alan Mishchenko afcec52a49 Improvements to representation of choices. 2014-07-01 13:05:09 -07:00
Alan Mishchenko 6bc381baa3 Changes to align node IDs in Abc_Ntk_t representing a logic network with Abc_Ntk_t representing an AIG, by skipping object ID number 0 reserved for the constant node. 2014-06-30 15:28:53 -07:00
Alan Mishchenko 1586d96c3e Changes to align node IDs in Abc_Ntk_t representing a logic network with Abc_Ntk_t representing an AIG, by skipping object ID number 0 reserved for the constant node. 2014-06-30 15:21:47 -07:00
Alan Mishchenko 9790867817 Fix to the problem of not dumping test-vectors in &fftest when the use-specified test set is complete or when a timeout occurred. 2014-06-30 10:57:33 -07:00
Alan Mishchenko ce92ee2b4d Changes and improvements to different packages. 2014-06-30 00:34:51 -07:00
Alan Mishchenko 55404ca1af Changes and improvements to different packages. 2014-06-28 14:31:01 -07:00
Alan Mishchenko 933b749676 Changes and improvements to different packages. 2014-06-28 14:25:38 -07:00
Alan Mishchenko a68ec38df1 Changes and improvements to different packages. 2014-06-26 09:51:53 -07:00
Alan Mishchenko 2edf2a970e Improvements to power-aware mapping. 2014-06-23 18:05:51 -07:00
Alan Mishchenko f79d8e4b04 Improvements to CNF generation. 2014-06-23 14:50:46 -07:00
Alan Mishchenko e19d21a09b Improvements to CNF generation. 2014-06-23 14:04:40 -07:00
Alan Mishchenko 938ffa5a7d Improvements to CNF generation. 2014-06-23 14:01:51 -07:00
Alan Mishchenko 323913fd19 Improvements to CNF generation. 2014-06-23 13:58:46 -07:00