luke/abc
1
0
Fork 0
mirror of https://github.com/YosysHQ/abc.git synced 2026-09-04 08:33:58 +02:00
Code Issues Packages Projects Releases Wiki Activity
4,320 Commits 30 Branches 59 Tags
95523936e9028f392b80a95c0eebda3a0c731f33
Commit Graph
2359 Commits
Author SHA1 Message Date
Heinz Riener 95523936e9 &exorcism: read ESOP-PLA from file. 2018-10-17 17:02:43 +02:00
Heinz Riener 88185a02e2 &exorcism: read ESOP-PLA from file. 2018-05-25 13:44:34 +02:00
Alan Mishchenko 6df1396273 Supporting SEL in bit-blasting. 2018-05-25 12:47:36 +09:00
Alan Mishchenko 21c7dad7e4 Supporting NMUX and SEL in NDR. 2018-05-24 19:36:28 +09:00
Alan Mishchenko 3697bdbe43 Simple BDD package. 2018-05-23 22:46:56 +09:00
Alan Mishchenko d9e68f60c8 Bug fix in supporting signed multiplication in NDR. 2018-05-18 09:54:06 +09:00
Alan Mishchenko eb027885ee Supporting wide MUX in NDR. 2018-05-16 15:52:08 +09:00
Alan Mishchenko 03b17916f8 Bug fix in the naming of outputs in %blast -d. 2018-05-10 18:55:46 -07:00
Alan Mishchenko cd159976a1 Bug fix in &sat -x. 2018-05-07 20:01:15 -07:00
Alan Mishchenko ccf529695d Adding &sat -x to save CEXes for multi-output combinational miters. 2018-05-06 22:13:18 -07:00
Alan Mishchenko aa313189c4 Updates to NDR format (bug fixes). 2018-05-03 22:28:21 -07:00
Alan Mishchenko f23ea8e33f Updates to NDR format (flops, memories, signed mult, etc). 2018-04-29 15:14:01 -07:00
Alan Mishchenko 89c981c6ee The ECO code (fix to the broken build). 2018-04-28 18:58:23 -07:00
Alan Mishchenko fa00219d4c Adding switch &w -p to dump AIG in a Verilog file. 2018-04-25 16:58:29 -07:00
Alan Mishchenko f093aef867 The ECO code. 2018-04-25 13:19:41 -07:00
Alan Mishchenko cce9ff2113 The ECO code. 2018-04-25 13:01:36 -07:00
Alan Mishchenko 5d1abad84d Typo in the command description. 2018-04-25 11:59:34 -07:00
Alan Mishchenko 0e15e4dd15 Memory abstraction. 2018-04-20 16:06:13 -07:00
Alan Mishchenko 1c6655578c Memory abstraction. 2018-04-19 17:05:04 -07:00
Alan Mishchenko 098103012d Memory abstraction. 2018-04-15 21:23:22 -07:00
Alan Mishchenko a2d59be3f7 Integrating SAT-based CEX minimization (bug fix). 2018-03-25 18:19:06 -07:00
Alan Mishchenko e639e8fd1b Integrating SAT-based CEX minimization. 2018-03-25 16:46:09 -07:00
Alan Mishchenko 9ff7134f24 Adding new NPN code developed by XueGong Zhou at Fudan University. 2018-03-25 11:28:56 -07:00
Alan Mishchenko 53e7d1f9ef Adding switch 'scorr -f' to dump inductive invariant as an AIG. 2018-03-22 10:10:09 -07:00
Alan Mishchenko 69416b7ca1 Temporary bug fix for signal names in WLC (correction). 2018-03-21 20:52:36 -07:00
Alan Mishchenko d410faf85c Temporary bug fix for signal names in WLC. 2018-03-21 20:18:17 -07:00
Alan Mishchenko 3d16d44cff Bug fix in blasting with boxes. 2018-03-06 23:21:49 -08:00
Alan Mishchenko 48e128aa72 Extending primitives supported by WLC. 2018-03-03 17:57:30 -08:00
Alan Mishchenko f6b9cc013d Adding parameters and improvements to %blast. 2018-02-28 19:38:55 -08:00
Alan Mishchenko 7e9f3f027b Adding parameters and improvements to %blast. 2018-02-28 18:45:44 -08:00
Alan Mishchenko 33971604cf Adding support for adders with carry-in in WLC and NDR. 2018-02-24 09:50:24 -08:00
Alan Mishchenko fe56e29d44 Bug fix in NDR handling. 2018-02-20 16:56:52 -08:00
Alan Mishchenko 76b00a2d3e Compilation problem with pow(). 2018-02-19 09:07:44 -08:00
Alan Mishchenko fd390aae9d Extending MiniLUT to return attributes. 2018-02-11 17:14:07 -08:00
Alan Mishchenko f716948c27 Experiments with LUT mapping. 2018-02-10 15:45:54 -08:00
Alan Mishchenko c6bce9c20e Fixing input swapping issue in MUXes derived from NDR. 2018-02-07 09:02:28 -08:00
Alan Mishchenko 28602ccf2c Improvements to NDR to represent hierarchical designs. 2018-02-05 00:39:10 -08:00
Alan Mishchenko 3202c2581e Improvements to NDR to represent hierarchical designs. 2018-02-05 00:37:39 -08:00
Alan Mishchenko 30a06d002a Adding support of reading and writing designs using a new internal format (bug fix). 2018-01-29 17:01:01 -08:00
Alan Mishchenko 99ddb64095 Adding support of reading and writing designs using a new internal format. 2018-01-28 18:53:20 -08:00
Alan Mishchenko 5158acb113 Experiments with circuit-based SAT. 2018-01-27 13:05:37 -08:00
Alan Mishchenko e4cd0d60f1 Experiments with SAT-based simulation. 2018-01-25 00:09:27 -08:00
Alan Mishchenko 6274498e01 Updates to exact synthesis commands. 2018-01-19 14:03:24 -08:00
Alan Mishchenko 834e248019 New command 'testexact'. 2018-01-04 22:33:29 -08:00
Alan Mishchenko f3dcf87cea New exact synthesis command 'allexact'. 2017-12-30 16:13:52 -08:00
Alan Mishchenko 7d7ce3ecd0 New exact synthesis command 'allexact'. 2017-12-28 23:04:24 -08:00
Alan Mishchenko 680af1891b Bug fix in 'write_aiger_cex'. 2017-12-20 15:41:39 -08:00
Alan Mishchenko c7b65a15d3 Adding parameter structure to 'twoexact' and 'lutexact'. 2017-12-06 15:09:11 -08:00
Alan Mishchenko e37bbba72d An improvement to 'twoexact' and 'lutexact'. 2017-12-06 13:00:08 -08:00
Alan Mishchenko 67181d0446 An improvement to 'twoexact' and 'lutexact'. 2017-12-06 11:18:43 -08:00