luke
/
abc
mirror of https://github.com/YosysHQ/abc.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity
786 Commits 27 Branches 57 Tags 58 MiB
Commit Graph

786 Commits

Author SHA1 Message Date
Alan Mishchenko 8014f25f6d Major restructuring of the code. 2012-01-21 04:30:10 -08:00
Alan Mishchenko c44cc5de94 Deleting file added by mistake. 2012-01-20 20:30:24 -08:00
Alan Mishchenko 2c50c2c5c0 Preserving CI/CO varible names when moving between the main space and &-space. 2012-01-20 19:54:26 -08:00
Alan Mishchenko 7d4545126d Variable timeframe abstraction. 2012-01-20 19:04:01 -08:00
Alan Mishchenko 719b06f912 Variable timeframe abstraction. 2012-01-20 17:55:34 -08:00
Alan Mishchenko b9163754b7 New hierarchy manager. 2012-01-20 09:52:38 -08:00
Alan Mishchenko ec1c45fb64 New hierarchy manager. 2012-01-19 21:09:49 -08:00
Alan Mishchenko 215d62f41f New hierarchy manager. 2012-01-19 17:18:11 -08:00
Alan Mishchenko fffd733f94 Replaced 'bmc' by 'bmc2' in 'dprove'. Added switches to 'dprove' to control BMC frames and conflicts. 2012-01-19 14:24:56 -08:00
Alan Mishchenko 0111d43b54 New hierarchy manager. 2012-01-19 12:02:07 -08:00
Alan Mishchenko 8c62c9db6c Added switch 'write_counter -f' to output flop values in each time frame. 2012-01-18 17:49:13 -08:00
Alan Mishchenko debe445063 New hierarchy manager. 2012-01-18 17:28:59 -08:00
Alan Mishchenko fe6d1ff7da New hierarchy manager. 2012-01-18 02:25:12 -08:00
Alan Mishchenko 2fd746ed94 Removing debug print-outs from the SAT solver. 2012-01-17 23:57:02 -08:00
Alan Mishchenko 2a236864ab Changes to the lazy man's synthesis code. 2012-01-17 23:38:11 -08:00
Alan Mishchenko d8d705c717 New hierarchy manager. 2012-01-17 23:19:47 -08:00
Alan Mishchenko 67300e056b Small bug induced by changes in the SAT solver. 2012-01-17 23:09:19 -08:00
Alan Mishchenko 25914e417a Added notification about exceeding the number of nodes. 2012-01-17 22:40:40 -08:00
Alan Mishchenko 6bff2986a2 New hierarchy manager. 2012-01-17 15:02:25 -08:00
Alan Mishchenko 940d5d66b2 Variable timeframe abstraction. 2012-01-16 22:07:09 -08:00
Alan Mishchenko be5256c926 New hierarchy manager. 2012-01-16 22:06:59 -08:00
Alan Mishchenko 08f6d49fb7 Removing additional printout in the GIA package. 2012-01-16 13:29:47 -08:00
Alan Mishchenko 0695ec5473 New hierarchy manager plus additional printout in the GIA package. 2012-01-16 13:07:51 -08:00
Alan Mishchenko ca28f77f3a Variable timeframe abstraction. 2012-01-16 12:21:53 -08:00
Alan Mishchenko 10478a9cbf Variable timeframe abstraction. 2012-01-15 20:47:58 -08:00
Alan Mishchenko bb4897aba6 Changes to the lazy man's synthesis code. 2012-01-15 12:35:04 -08:00
Alan Mishchenko 1f0e5533dc Several small bug fixes in the mapper. 2012-01-15 09:15:10 -08:00
Alan Mishchenko 60a84f7350 Changes to the lazy man's synthesis code. 2012-01-14 23:39:53 -08:00
Alan Mishchenko 868ed19469 Changes to the lazy man's synthesis code. 2012-01-14 22:37:25 -08:00
Alan Mishchenko ac7e665bf6 Bug fixes in the Verilog parser. 2012-01-14 22:21:23 -08:00
Alan Mishchenko c7e215ca31 New hierarchy manager. 2012-01-14 18:05:12 -08:00
Alan Mishchenko 9c409addca Support computation experiments with different network data-structures. 2012-01-14 18:04:47 -08:00
Alan Mishchenko 4748f6988e Small bug fix in printing DSD for Boolean functions. 2012-01-14 18:03:06 -08:00
Alan Mishchenko 7a3c33e169 New hierarchy manager. 2012-01-13 22:49:08 -08:00
Alan Mishchenko 5fff8354ce New hierarchy manager. 2012-01-13 22:02:04 -08:00
Alan Mishchenko b7ba9aa8dc New hierarchy manager. 2012-01-13 20:58:28 -08:00
Alan Mishchenko 37b8a190ba Improving printout in the SAT solver. 2012-01-13 20:57:26 -08:00
Alan Mishchenko c48925dfb6 Commented out a printout line which cases a warning to be printed. 2012-01-13 19:34:00 -08:00
Alan Mishchenko 1aeaacc03d Added bit vector. 2012-01-13 19:31:58 -08:00
Alan Mishchenko 4bd7efa6cd Added counting hits and misses during structural hashing. 2012-01-13 19:31:13 -08:00
Alan Mishchenko edbff75fff New hierarchy manager. 2012-01-13 18:10:00 -08:00
Alan Mishchenko eecbbea24b New hierarchy manager. 2012-01-13 17:50:21 -08:00
Alan Mishchenko 095345fc4a Added new name manager and modified hierarchy manager to use it. 2012-01-13 15:43:09 -08:00
Alan Mishchenko cb2d12bb04 New hierarchy manager. 2012-01-13 00:34:13 -08:00
Alan Mishchenko 2e1dcdd239 Added model ID inside the design. 2012-01-12 23:29:47 -08:00
Alan Mishchenko 56cc5734a4 Bug fix related to not properly resizing SAT solver's model array. 2012-01-12 07:28:01 -08:00
Alan Mishchenko fadde52dc6 Changes to the lazy man's synthesis code. 2012-01-11 22:08:35 -08:00
Alan Mishchenko 22ae2e452a Gate level abstraction. 2012-01-11 14:51:00 -08:00
Alan Mishchenko 564a3553f0 Gate level abstraction. 2012-01-08 13:15:03 +07:00
Alan Mishchenko 03f772d50a Backward reachability using circuit cofactoring. 2012-01-08 09:35:09 +07:00