luke
/
abc
mirror of https://github.com/YosysHQ/abc.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity
3,110 Commits 27 Branches 57 Tags 58 MiB
Commit Graph

3110 Commits

Author SHA1 Message Date
Alan Mishchenko 14b7a520a1 Bug fix in 'dsd_tune' when processing cells with 0-input LUTs. 2015-05-15 22:36:11 -07:00
Alan Mishchenko 37b6b5f1f8 Making sure 0-input LUTs are supported by the DSD matching code. 2015-05-14 13:12:17 -07:00
Alan Mishchenko a39ef30708 Procedure for extending care CEX to all objects. 2015-05-14 09:34:20 -07:00
Alan Mishchenko a90700c753 Correcting assert in converting standard cell mapping from GIA into ABC. 2015-04-27 23:06:39 -07:00
Alan Mishchenko b3e6cb30bb Bug fix in %read_smt and prevent crash of &cec if there is no current AIG. 2015-04-27 13:56:17 -07:00
Alan Mishchenko c0f0e145c4 Improving the criteria to select representative gates in 'map' with floating-point-delay libraries having more than one gate in some functionality classes. 2015-04-25 14:58:29 -07:00
Alan Mishchenko 3be417ae1c Fix inconsistency between operators and symbols in Wlc_Ntk_t. 2015-04-25 11:56:00 -07:00
Alan Mishchenko 55e7dd16d3 Suggested fixes to compile with 'gcc -x c++'. 2015-04-24 21:33:45 -07:00
Alan Mishchenko 9e20b3016d Adding switch 'map -f' to not use large gates for high-fanout nodes (disabled by default). 2015-04-24 14:51:34 -07:00
Alan Mishchenko 3708acbf46 Bug fix in 'print_supp' (induced bugs in 'bm' and 'bm2'). 2015-04-24 14:44:08 -07:00
Alan Mishchenko a78fb767ee Adding platform-independent (alphabetic) way of sorting Genlib gates and selecting representatives based on area/delay. 2015-04-17 21:02:15 +09:00
Alan Mishchenko bc6c0837a1 Adding support for dumping faults not detected by a given test-set in &fftest (switch -n). 2015-04-17 17:00:31 +09:00
Alan Mishchenko b1aabead5d Bug fix in &satfx. 2015-04-17 11:04:14 +09:00
Alan Mishchenko cd4807ea04 Adding support for cardinality constraints in &fftest (switches -K and -k). 2015-04-16 20:58:23 +09:00
Alan Mishchenko 4b2205ce6e Commenting out useless assertion in choice computation. 2015-04-15 17:38:08 +09:00
Alan Mishchenko e85d29663a Adding switch &fftest -e to dump delay-tests in a special format. 2015-04-15 08:13:38 +09:00
Alan Mishchenko 5c840d88f9 Adding switch &fftest -e to dump delay-tests in a special format. 2015-04-14 19:46:44 +09:00
Alan Mishchenko 3de5d18c5f Adding APIs to retrieve NOR/OR gates from the library. 2015-04-14 18:53:28 +09:00
Alan Mishchenko 96c622b3bc Making BDD computation more robust by using dynamic resource limit. 2015-04-11 09:22:03 +09:00
Alan Mishchenko dff6e2ab31 Procedure to dump ZDD representing a set of cubes into a PLA file. 2015-04-10 21:30:53 +09:00
Alan Mishchenko b6b9d284c4 Several additional fixed in the timing manager. 2015-04-07 00:33:20 +07:00
Alan Mishchenko 452ff2730c Bug fix in 'mfs2': Apply sweep to avoid assertion failure when translating into a BDD. 2015-04-06 11:49:19 +07:00
Alan Mishchenko b3e5ccd256 Getting default AND-node delay from Genlib library. 2015-04-06 10:56:14 +07:00
Alan Mishchenko c0c7723f1d Allow timing manager to be started when a default is set. 2015-04-06 10:31:59 +07:00
Alan Mishchenko 85b33df1e1 Improvements in reading timing information from BLIF. 2015-04-05 13:03:25 +07:00
Alan Mishchenko 6a0566d22b Bug fix for big-endiang architectures (plus adding -lm in Makefile). 2015-04-04 16:36:11 +07:00
Alan Mishchenko b79fd69fb5 Making sure the names are transfered when &get -n is used. 2015-04-04 16:15:36 +07:00
Alan Mishchenko 3a15f34307 Properly copying and saving the timing info in &get and &put. 2015-04-04 16:15:07 +07:00
Alan Mishchenko 7c3eab6eb4 Properly copying and saving the timing info in &get and &put. 2015-04-04 16:01:12 +07:00
Alan Mishchenko e52d3a0c16 Bug fix in handling constants in the updated 'sop' command. 2015-04-03 16:37:04 +07:00
Alan Mishchenko 9b29e1a3c0 Cleanup and improvements in the user timing manager. 2015-04-03 14:25:58 +07:00
Alan Mishchenko 93cf8b79f4 Changing timing manager to have 0 default required times. 2015-04-03 02:52:14 +07:00
Alan Mishchenko ad4e869ab7 Reason for assertion failure in &nf. 2015-04-03 01:55:02 +07:00
Alan Mishchenko 03cd22af6e Typo in hash function. 2015-04-02 15:31:48 +07:00
Alan Mishchenko 57a6f016d2 Compiler warning. 2015-04-01 15:46:25 +07:00
Alan Mishchenko 9cee436686 Added backward flop order to &icheck (switch -b). 2015-04-01 15:36:23 +07:00
Alan Mishchenko 0c47d04c0b Important corner-case bug in SOP computation (recently introduced). 2015-04-01 15:31:27 +07:00
Alan Mishchenko 8de4d919d2 Revising the timing manager. 2015-04-01 10:57:28 +07:00
Alan Mishchenko 6f598455bc Updating command &satfx. 2015-03-31 16:27:07 +07:00
Alan Mishchenko 5ebe403a87 Print-out of sequential equivalences in &scorr. 2015-03-31 13:28:00 +07:00
Alan Mishchenko d00cbdb52f Changed in comparing user timing. 2015-03-31 11:34:24 +07:00
Alan Mishchenko ac3817caa7 Small bug in user timing computation. 2015-03-27 10:15:51 +07:00
Alan Mishchenko 3370feea70 Bug fix in initializing user timing in 'map'. 2015-03-26 10:02:49 +07:00
Alan Mishchenko 54cdac7392 Bug with in not property copying box info in &save/&load. 2015-03-25 01:00:16 +07:00
Alan Mishchenko 53e4946c43 Trying to reduce delay degradation afer 'map' with user timing. 2015-03-24 19:24:52 +07:00
Alan Mishchenko efdd26f86d Scalable SOP manipulation package. 2015-03-23 18:40:38 +07:00
Alan Mishchenko 5f77e7ae8f Bug fix in saving AIG attributes in &save and &load. 2015-03-22 11:01:26 +07:00
Alan Mishchenko 8095c2d1ad Fix for not propagating user timing correctly after &nf. 2015-03-18 20:36:54 +07:00
Alan Mishchenko fad6254c07 Compiler warnings. 2015-03-18 19:42:03 +07:00
Alan Mishchenko c602cbe338 Scalable SOP manipulation package. 2015-03-18 19:39:22 +07:00