luke
/
abc
mirror of https://github.com/YosysHQ/abc.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity

Compiler warnings.

This commit is contained in:
Alan Mishchenko 2020-05-03 12:15:54 -07:00
parent 2b58a83ac0
commit e149cdcd77
2 changed files with 0 additions and 2 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

1
src/aig/gia/giaResub.c
View File

@ -702,7 +702,6 @@ int Gia_ManFindGateGateInt( word * pOffSet, word * pOnSet, Vec_Ptr_t * vDivs, in
int fCompB = Abc_LitIsCompl(iDiv1);
int iDiv10 = Abc_Lit2Var(iDiv1 >> 16);
int iDiv11 = Abc_Lit2Var(iDiv1 & 0xFFF);
word * pDiv0 = (word *)Vec_PtrEntry(vDivs, Abc_Lit2Var(iDiv0));
word * pDiv10 = (word *)Vec_PtrEntry(vDivs, Abc_Lit2Var(iDiv10));
word * pDiv11 = (word *)Vec_PtrEntry(vDivs, Abc_Lit2Var(iDiv11));
Abc_TtAndCompl( pDivTempB, pDiv10, Abc_LitIsCompl(iDiv10), pDiv11, Abc_LitIsCompl(iDiv11), nWords );

1
src/map/mio/mioUtils.c
View File

@ -355,7 +355,6 @@ void Mio_WriteLibraryVerilog( FILE * pFile, Mio_Library_t * pLib, int fPrintSops
Vec_Ptr_t * vGates = Vec_PtrAlloc( 1000 );
Vec_Ptr_t * vNames = Vec_PtrAlloc( 100 );
int i, nCells;
int fAllPins = fShort || Mio_CheckGates( pLib );
if ( fSelected )
{
Mio_Cell2_t * pCells = Mio_CollectRootsNewDefault2( 6, &nCells, 0 );