luke
/
abc
mirror of https://github.com/YosysHQ/abc.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity

Bug fix in printing truth table in Verilog.

This commit is contained in:
Alan Mishchenko 2019-11-20 21:47:30 +08:00
parent 3699f8beb9
commit 30e2b727a1
1 changed files with 11 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

12
src/base/wlc/wlcWriteVer.c
View File

@ -144,6 +144,16 @@ void Wlc_WriteVerIntVec( FILE * pFile, Wlc_Ntk_t * p, Vec_Int_t * vVec, int Star
NameCounter++;
}
}
int Wlc_ObjFaninBitNum( Wlc_Ntk_t * p, Wlc_Obj_t * pObj )
{
Wlc_Obj_t * pFanin;
int i, Count = 0;
Wlc_ObjForEachFaninObj( p, pObj, pFanin, i )
Count += Wlc_ObjRange(pFanin);
return Count;
}
void Wlc_WriteVerInt( FILE * pFile, Wlc_Ntk_t * p, int fNoFlops )
{
Wlc_Obj_t * pObj;
@ -215,7 +225,7 @@ void Wlc_WriteVerInt( FILE * pFile, Wlc_Ntk_t * p, int fNoFlops )
{
word Truth = Vec_WrdEntry( p->vLutTruths, Wlc_ObjId(p, pObj) );
fprintf( pFile, " ; // TT = " );
Extra_PrintHex( pFile, (unsigned *)&Truth, Wlc_ObjFaninNum(pObj) );
Extra_PrintHex( pFile, (unsigned *)&Truth, Wlc_ObjFaninBitNum(p, pObj) );
}
}
else if ( pObj->Type == WLC_OBJ_CONST )