mirror of https://github.com/YosysHQ/abc.git
Complication problem fix.
This commit is contained in:
parent
3fb3c6bdd2
commit
04dfe7cdee
|
|
@ -13239,7 +13239,6 @@ int Abc_CommandTest( Abc_Frame_t * pAbc, int argc, char ** argv )
|
||||||
// Cba_PrsReadBlifTest();
|
// Cba_PrsReadBlifTest();
|
||||||
}
|
}
|
||||||
// Abc_NtkComputePaths( Abc_FrameReadNtk(pAbc) );
|
// Abc_NtkComputePaths( Abc_FrameReadNtk(pAbc) );
|
||||||
Dau_NetworkEnumTest();
|
|
||||||
return 0;
|
return 0;
|
||||||
usage:
|
usage:
|
||||||
Abc_Print( -2, "usage: test [-CKDNM] [-aovwh] <file_name>\n" );
|
Abc_Print( -2, "usage: test [-CKDNM] [-aovwh] <file_name>\n" );
|
||||||
|
|
|
||||||
|
|
@ -198,7 +198,7 @@ int Acb_WireIsTarget( int Token, Abc_Nam_t * pNames )
|
||||||
}
|
}
|
||||||
void * Acb_VerilogSimpleParse( Vec_Int_t * vBuffer, Abc_Nam_t * pNames )
|
void * Acb_VerilogSimpleParse( Vec_Int_t * vBuffer, Abc_Nam_t * pNames )
|
||||||
{
|
{
|
||||||
void * pDesign = NULL;
|
Ndr_Data_t * pDesign = NULL;
|
||||||
Vec_Int_t * vInputs = Vec_IntAlloc(100);
|
Vec_Int_t * vInputs = Vec_IntAlloc(100);
|
||||||
Vec_Int_t * vOutputs = Vec_IntAlloc(100);
|
Vec_Int_t * vOutputs = Vec_IntAlloc(100);
|
||||||
Vec_Int_t * vWires = Vec_IntAlloc(100);
|
Vec_Int_t * vWires = Vec_IntAlloc(100);
|
||||||
|
|
|
||||||
Loading…
Reference in New Issue