Updated User Documentation (markdown)
parent
3716b7a97a
commit
23232da241
|
|
@ -41,7 +41,7 @@ It is recommended to generate all these clocks from a single PLL or clock-genera
|
|||
|
||||
***
|
||||
|
||||
Below are the **main wishbone ports**:
|
||||
Next are the **main wishbone ports**:
|
||||
|
||||
| Ports | Function |
|
||||
| :---: | :--- |
|
||||
|
|
|
|||
Loading…
Reference in New Issue