Angelo Jacobo 9e529131c0 fixed error "added_read_pipe has multiple drivers"		2023-05-29 20:52:48 +08:00
..
DDR3 SDRAM Verilog Model	readme file from Micron	2023-05-28 16:14:21 +08:00
ddr3_controller.v	fixed error "added_read_pipe has multiple drivers"	2023-05-29 20:52:48 +08:00
ddr3_phy.v	added 52ns sync reset (IDELAYCTRL requirement)	2023-05-29 16:19:32 +08:00
ddr3_top.v	added top module which instantiates the controller and phy	2023-05-28 16:20:22 +08:00