UberDDR3/arty_s7
AngeloJacobo a566ef1960 fix clock periods 2023-11-26 15:07:22 +08:00
..
verilog-uart@1363dc7678 renamed folder 2023-11-26 14:32:40 +08:00
Arty-S7-50-Master.xdc renamed folder 2023-11-26 14:32:40 +08:00
arty_ddr3.v fix clock periods 2023-11-26 15:07:22 +08:00