14 lines
353 B
Plaintext
14 lines
353 B
Plaintext
verilog xil_defaultlib --include "../../testbench" \
|
|
"../../rtl/ddr3_controller.v" \
|
|
"../../rtl/ddr3_phy.v" \
|
|
"../../rtl/ddr3_top.v" \
|
|
|
|
sv xil_defaultlib --include "../../testbench" \
|
|
"../../testbench/ddr3.sv" \
|
|
"../../testbench/ddr3_module.sv" \
|
|
"../../testbench/ddr3_dimm_micron_sim.sv" \
|
|
|
|
verilog xil_defaultlib "../../testbench/xsim/glbl.v"
|
|
|
|
nosort
|