UberDDR3/arty_s7
AngeloJacobo 61cc54ee89 simplify constraint file 2024-05-05 16:04:47 +08:00
..
verilog-uart@1363dc7678 renamed folder 2023-11-26 14:32:40 +08:00
Arty-S7-50-Master.xdc simplify constraint file 2024-05-05 16:04:47 +08:00
arty_ddr3.v add more comments how design works 2024-05-05 16:00:09 +08:00