luke
/
UberDDR3
mirror of https://github.com/AngeloJacobo/UberDDR3.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity

fix error in formal verif

This commit is contained in:
AngeloJacobo 2024-05-26 20:27:53 +08:00
parent fe6919c987
commit eaa45f01d5
1 changed files with 1 additions and 2 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

3
rtl/ddr3_controller.v
View File

@ -1055,7 +1055,6 @@ module ddr3_controller #(
for(index=0; index < (1<<BA_BITS); index=index+1) begin //the write to read delay applies to all banks (odt must be turned off properly before reading) for(index=0; index < (1<<BA_BITS); index=index+1) begin //the write to read delay applies to all banks (odt must be turned off properly before reading)
delay_before_read_counter_d[index] = WRITE_TO_READ_DELAY + 1; //NOTE TO SELF: why plus 1? delay_before_read_counter_d[index] = WRITE_TO_READ_DELAY + 1; //NOTE TO SELF: why plus 1?
end end
delay_before_read_counter_d[stage2_bank] = WRITE_TO_READ_DELAY + 1;
delay_before_write_counter_d[stage2_bank] = WRITE_TO_WRITE_DELAY; delay_before_write_counter_d[stage2_bank] = WRITE_TO_WRITE_DELAY;
//issue read command //issue read command
if(COL_BITS <= 10) begin if(COL_BITS <= 10) begin
@ -3955,7 +3954,7 @@ module mini_fifo #(
full = 0; full = 0;
end end
always @(posedge i_clk, negedge i_rst_n) begin always @(posedge i_clk) begin
if(!i_rst_n) begin if(!i_rst_n) begin
empty <= 1; empty <= 1;
full <=0; full <=0;