luke
/
UberDDR3
mirror of https://github.com/AngeloJacobo/UberDDR3.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity

Update README.md

This commit is contained in:
Angelo Jacobo 2023-09-21 21:27:53 +08:00 committed by GitHub
parent 72b249a862
commit a1e6ca6656
No known key found for this signature in database
GPG Key ID: 4AEE18F83AFDEB23
1 changed files with 8 additions and 0 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

8
README.md
View File

@ -1,2 +1,10 @@
# DDR3_Controller (This repo will SOON be documented)
# :construction: :construction_worker_man: :construction_worker_man: UNDER CONSTRUCTION :construction_worker_man: :construction_worker_man: :construction:
Developer won't be available until end of October, but will be back by first week of November to continue this project. Planned improvements:
- User documentation
- More elaborated comments on the verilog file
- AXI interface
- Reduce logic resource (by optimizing logic and by making some parts removable)
- Pass hardware test for Arty S7 FPGA board (this is currently passing on a Kintex S7 FPGA board but ironically not yet fully tested on an Arty S7 since it does not have ODELAY which makes it unable to do write calibration FOR NOW)
- and a lot more....