luke
/
UberDDR3
mirror of https://github.com/AngeloJacobo/UberDDR3.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity

fix flagged errors from openxc7

This commit is contained in:
AngeloJacobo 2025-03-02 14:34:59 +08:00
parent 94b4e0866b
commit 0c484d54f6
2 changed files with 3 additions and 3 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

4
example_demo/arty_s7/arty_ddr3.v
View File

@ -146,14 +146,14 @@
.uart_rx_data(rd_data) // The recieved data.
);
`define XADC
// `define XADC
`ifdef XADC
xadc_wiz_0 xadc_inst (
.dclk_in(i_controller_clk), // Clock input for the dynamic reconfiguration port
.user_temp_alarm_out(user_temp_alarm_out) // Temperature-sensor alarm output
);
`else
user_temp_alarm_out = 1'b0;
assign user_temp_alarm_out = 1'b0;
`endif
// UART module from https://github.com/alexforencich/verilog-uart (DOES NOT WORK ON OPENXC7, UberDDR3 cannot finish calibration when this UART is used)

2
example_demo/arty_s7/arty_ddr3.xdc
View File

@ -260,6 +260,6 @@ set_property CONFIG_MODE SPIx4 [current_design]
## be set to enable an internal VREF for BANK 34. Since a 1.35v supply is being
## used the internal reference is set to half that value (i.e. 0.675v). Note that
## this property must be set even if SW3 is not used in the design.
set_property INTERNAL_VREF 0.675 [get_iobanks 34]
# set_property INTERNAL_VREF 0.675 [get_iobanks 34]