This website requires JavaScript.
Explore
Help
Sign In
luke
/
OpenSTA
Watch
1
Star
0
Fork
0
mirror of
https://github.com/The-OpenROAD-Project/OpenSTA.git
synced
2026-08-29 17:28:57 +02:00
Code
Issues
Packages
Projects
Releases
Wiki
Activity
Files
f4048cdf3efed83ccdfd79db3391a4e49df75593
OpenSTA
/
verilog
T
History
James Cherry
134b547501
use std::format squash
2026-03-16 15:01:38 -07:00
..
Verilog.i
update copyright
2026-03-10 14:57:45 -07:00
Verilog.tcl
update copyright
2026-03-10 14:57:45 -07:00
VerilogLex.ll
Recognize some basic specify blocks and ignore them (
#309
)
2025-10-12 14:11:00 -07:00
VerilogParse.yy
use std::format squash
2026-03-16 15:01:38 -07:00
VerilogReader.cc
use std::format squash
2026-03-16 15:01:38 -07:00
VerilogReaderPvt.hh
update copyright
2026-03-10 14:57:45 -07:00
VerilogScanner.hh
update copyright
2026-03-10 14:57:45 -07:00
VerilogWriter.cc
use std::format squash
2026-03-16 15:01:38 -07:00
