Files
OpenSTA/tcl
Akash Levy 44e7316da1 Add {instance, cell, verilog_src, pin, net, hier_pins, capacitance} fields to report_checks -format json for paths (#135)
* Add {`inst`, `cell`, `src`, `nets`} to `report_checks -format json`

* Smallfix

* Improved nets

* Race condition fix

* Fixes

* Small whitespace fix

* Add no paths corner case stuff

* Adjustments to naming of fields

* Requested fixes

* Reintroduce escapeBackslashes, use stringCopy to prevent stack memory warning

* Fix escapeBackslashes to use preferred style

* No backslash escaping

* Make requested fixes
2025-01-13 19:28:04 -08:00
..
2024-07-24 09:04:08 -07:00
2024-01-11 16:34:49 -08:00
2024-01-11 16:34:49 -08:00
2024-01-11 16:34:49 -08:00
2024-01-11 16:34:49 -08:00
2024-09-16 17:04:31 -07:00