46 lines
1.6 KiB
Plaintext
46 lines
1.6 KiB
Plaintext
--- report_checks ---
|
|
Startpoint: in1 (input port clocked by clk)
|
|
Endpoint: reg2 (rising edge-triggered flip-flop clocked by clk)
|
|
Path Group: clk
|
|
Path Type: max
|
|
|
|
Delay Time Description
|
|
---------------------------------------------------------
|
|
0.00 0.00 clock clk (rise edge)
|
|
0.00 0.00 clock network delay (ideal)
|
|
1.00 1.00 v input external delay
|
|
0.00 1.00 v in1 (in)
|
|
0.06 1.06 v buf1/Z (BUF_X1)
|
|
0.04 1.10 v or1/ZN (OR2_X1)
|
|
0.00 1.10 v reg2/D (DFF_X1)
|
|
1.10 data arrival time
|
|
|
|
10.00 10.00 clock clk (rise edge)
|
|
0.00 10.00 clock network delay (ideal)
|
|
0.00 10.00 clock reconvergence pessimism
|
|
10.00 ^ reg2/CK (DFF_X1)
|
|
-0.04 9.96 library setup time
|
|
9.96 data required time
|
|
---------------------------------------------------------
|
|
9.96 data required time
|
|
-1.10 data arrival time
|
|
---------------------------------------------------------
|
|
8.86 slack (MET)
|
|
|
|
|
|
PASS: timing analysis completed
|
|
PASS: subcircuit files created
|
|
--- write_gate_spice multiple gates ---
|
|
INFO: write_gate_spice multiple gates: invalid command name "write_gate_spice_cmd"
|
|
PASS: code path exercised
|
|
--- write_gate_spice AND gate ---
|
|
INFO: write_gate_spice AND: invalid command name "write_gate_spice_cmd"
|
|
PASS: AND gate code path exercised
|
|
--- write_path_spice to out1 ---
|
|
PASS: write_path_spice to out1 completed
|
|
--- write_path_spice to out2 ---
|
|
PASS: write_path_spice to out2 completed
|
|
--- write_path_spice with ngspice ---
|
|
PASS: write_path_spice ngspice completed
|
|
ALL PASSED
|