luke
/
OpenSTA
mirror of https://github.com/The-OpenROAD-Project/OpenSTA.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity
OpenSTA/util/test/util_report_string_log_bad_...

4 lines
87 B
Verilog
Raw Blame History

module bad_design (input a, output b);
NONEXISTENT_CELL u1 (.A(a), .Z(b));
endmodule
Reference in New Issue View Git Blame Copy Permalink