This website requires JavaScript.
Explore
Help
Sign In
luke
/
OpenSTA
Watch
1
Star
0
Fork
0
mirror of
https://github.com/The-OpenROAD-Project/OpenSTA.git
synced
2026-09-07 03:43:29 +02:00
Code
Issues
Packages
Projects
Releases
Wiki
Activity
Files
ccbd2ed1397651f25837cc39c292eca09f9f7c1c
OpenSTA
/
verilog
T
History
dsengupta0628
fcd95e74bb
Follow up from previous to be in sync with prlx osta
...
Signed-off-by: dsengupta0628 <
[email protected]
>
2026-03-03 18:49:43 +00:00
..
Verilog.i
rel 3.0
2026-01-13 09:36:45 -07:00
Verilog.tcl
rel 3.0
2026-01-13 09:36:45 -07:00
VerilogLex.ll
Recognize some basic specify blocks and ignore them (
#309
)
2025-10-12 14:11:00 -07:00
VerilogParse.yy
rel 3.0
2026-01-13 09:36:45 -07:00
VerilogReader.cc
rel 3.0
2026-01-13 09:36:45 -07:00
VerilogReaderPvt.hh
rel 3.0
2026-01-13 09:36:45 -07:00
VerilogScanner.hh
LibExpr/spef/saif c++ parsers
2025-02-01 14:49:30 -08:00
VerilogWriter.cc
Follow up from previous to be in sync with prlx osta
2026-03-03 18:49:43 +00:00