This website requires JavaScript.
Explore
Help
Register
Sign In
luke
/
OpenSTA
mirror of
https://github.com/The-OpenROAD-Project/OpenSTA.git
Watch
1
Star
0
Fork
You've already forked OpenSTA
0
Code
Issues
Packages
Projects
Releases
Wiki
Activity
c4b94c3ee5
OpenSTA
/
test
/
get_is_buffer.v
12 lines
123 B
Verilog
Raw
Blame
History
module
dut
(
input
A
,
output
Y
)
;
sky130_fd_sc_hd__buf_2
buf_inst
(
.
A
(
A
)
,
.
X
(
Y
)
)
;
endmodule
Reference in New Issue
View Git Blame
Copy Permalink