OpenSTA/test/get_is_buffer.v

12 lines
123 B
Verilog

module dut (
input A,
output Y
);
sky130_fd_sc_hd__buf_2 buf_inst (
.A(A),
.X(Y)
);
endmodule