61 lines
1.7 KiB
Plaintext
61 lines
1.7 KiB
Plaintext
Warning: liberty_arcs_one2one.lib line 48, timing port A and related port Y are different sizes.
|
|
Warning: liberty_arcs_one2one.lib line 76, timing port A and related port Y are different sizes.
|
|
TEST 1:
|
|
report_edges -from partial_wide_inv_cell/A[0]
|
|
A[0] -> Y[0] combinational
|
|
v -> v 1.00:1.00
|
|
^ -> v 1.00:1.00
|
|
^ -> ^ 1.00:1.00
|
|
v -> ^ 1.00:1.00
|
|
report_edges -from partial_wide_inv_cell/A[1]
|
|
A[1] -> Y[1] combinational
|
|
v -> v 1.00:1.00
|
|
^ -> v 1.00:1.00
|
|
^ -> ^ 1.00:1.00
|
|
v -> ^ 1.00:1.00
|
|
report_edges -from partial_wide_inv_cell/A[2]
|
|
A[2] -> Y[2] combinational
|
|
v -> v 1.00:1.00
|
|
^ -> v 1.00:1.00
|
|
^ -> ^ 1.00:1.00
|
|
v -> ^ 1.00:1.00
|
|
report_edges -from partial_wide_inv_cell/A[3]
|
|
A[3] -> Y[3] combinational
|
|
v -> v 1.00:1.00
|
|
^ -> v 1.00:1.00
|
|
^ -> ^ 1.00:1.00
|
|
v -> ^ 1.00:1.00
|
|
report_edges -from partial_wide_inv_cell/A[4]
|
|
report_edges -from partial_wide_inv_cell/A[5]
|
|
report_edges -from partial_wide_inv_cell/A[6]
|
|
report_edges -from partial_wide_inv_cell/A[7]
|
|
TEST 2:
|
|
report_edges -to partial_wide_inv_cell/Y[0]
|
|
A[0] -> Y[0] combinational
|
|
v -> v 1.00:1.00
|
|
^ -> v 1.00:1.00
|
|
^ -> ^ 1.00:1.00
|
|
v -> ^ 1.00:1.00
|
|
report_edges -to partial_wide_inv_cell/Y[1]
|
|
A[1] -> Y[1] combinational
|
|
v -> v 1.00:1.00
|
|
^ -> v 1.00:1.00
|
|
^ -> ^ 1.00:1.00
|
|
v -> ^ 1.00:1.00
|
|
report_edges -to partial_wide_inv_cell/Y[2]
|
|
A[2] -> Y[2] combinational
|
|
v -> v 1.00:1.00
|
|
^ -> v 1.00:1.00
|
|
^ -> ^ 1.00:1.00
|
|
v -> ^ 1.00:1.00
|
|
report_edges -to partial_wide_inv_cell/Y[3]
|
|
A[3] -> Y[3] combinational
|
|
v -> v 1.00:1.00
|
|
^ -> v 1.00:1.00
|
|
^ -> ^ 1.00:1.00
|
|
v -> ^ 1.00:1.00
|
|
report_edges -to partial_wide_inv_cell/Y[4]
|
|
report_edges -to partial_wide_inv_cell/Y[5]
|
|
report_edges -to partial_wide_inv_cell/Y[6]
|
|
report_edges -to partial_wide_inv_cell/Y[7]
|