315 lines
8.1 KiB
Plaintext
315 lines
8.1 KiB
Plaintext
library(fakeram45_64x7) {
|
|
technology (cmos);
|
|
delay_model : table_lookup;
|
|
revision : 1.0;
|
|
date : "2021-12-02 00:16:13Z";
|
|
comment : "SRAM";
|
|
time_unit : "1ns";
|
|
voltage_unit : "1V";
|
|
current_unit : "1uA";
|
|
leakage_power_unit : "1nW";
|
|
nom_process : 1;
|
|
nom_temperature : 25.000;
|
|
nom_voltage : 1.1;
|
|
capacitive_load_unit (1,ff);
|
|
|
|
pulling_resistance_unit : "1kohm";
|
|
|
|
operating_conditions(tt_1.0_25.0) {
|
|
process : 1;
|
|
temperature : 25.000;
|
|
voltage : 1.1;
|
|
tree_type : balanced_tree;
|
|
}
|
|
|
|
/* default attributes */
|
|
default_cell_leakage_power : 0;
|
|
default_fanout_load : 1;
|
|
default_inout_pin_cap : 0.0;
|
|
default_input_pin_cap : 0.0;
|
|
default_output_pin_cap : 0.0;
|
|
default_input_pin_cap : 0.0;
|
|
default_max_transition : 0.227;
|
|
|
|
default_operating_conditions : tt_1.0_25.0;
|
|
default_leakage_power_density : 0.0;
|
|
|
|
/* additional header data */
|
|
slew_derate_from_library : 1.000;
|
|
slew_lower_threshold_pct_fall : 20.000;
|
|
slew_upper_threshold_pct_fall : 80.000;
|
|
slew_lower_threshold_pct_rise : 20.000;
|
|
slew_upper_threshold_pct_rise : 80.000;
|
|
input_threshold_pct_fall : 50.000;
|
|
input_threshold_pct_rise : 50.000;
|
|
output_threshold_pct_fall : 50.000;
|
|
output_threshold_pct_rise : 50.000;
|
|
|
|
|
|
lu_table_template(fakeram45_64x7_mem_out_slew_template) {
|
|
variable_1 : total_output_net_capacitance;
|
|
index_1 ("1000, 1001");
|
|
}
|
|
library_features(report_delay_calculation);
|
|
type (fakeram45_64x7_DATA) {
|
|
base_type : array ;
|
|
data_type : bit ;
|
|
bit_width : 7;
|
|
bit_from : 6;
|
|
bit_to : 0 ;
|
|
downto : true ;
|
|
}
|
|
type (fakeram45_64x7_ADDRESS) {
|
|
base_type : array ;
|
|
data_type : bit ;
|
|
bit_width : 6;
|
|
bit_from : 5;
|
|
bit_to : 0 ;
|
|
downto : true ;
|
|
}
|
|
cell(fakeram45_64x7) {
|
|
area : 3011.120;
|
|
interface_timing : true;
|
|
memory() {
|
|
type : ram;
|
|
address_width : 6;
|
|
word_width : 7;
|
|
}
|
|
pin(clk) {
|
|
direction : input;
|
|
capacitance : 25.000;
|
|
clock : true;
|
|
min_period : 0.185 ;
|
|
internal_power(){
|
|
rise_power(scalar) {
|
|
values ("1126.120")
|
|
}
|
|
fall_power(scalar) {
|
|
values ("1126.120")
|
|
}
|
|
}
|
|
}
|
|
|
|
bus(rd_out) {
|
|
bus_type : fakeram45_64x7_DATA;
|
|
direction : output;
|
|
max_capacitance : 500.000;
|
|
memory_read() {
|
|
address : addr_in;
|
|
}
|
|
timing() {
|
|
related_pin : "clk" ;
|
|
timing_type : rising_edge;
|
|
timing_sense : non_unate;
|
|
cell_rise(scalar) {
|
|
values ("0.212");
|
|
}
|
|
cell_fall(scalar) {
|
|
values ("0.212");
|
|
}
|
|
rise_transition(fakeram45_64x7_mem_out_slew_template) {
|
|
index_1 ("5.000, 500.000");
|
|
values ("0.009, 0.227")
|
|
}
|
|
fall_transition(fakeram45_64x7_mem_out_slew_template) {
|
|
index_1 ("5.000, 500.000");
|
|
values ("0.009, 0.227")
|
|
}
|
|
}
|
|
}
|
|
pin(we_in){
|
|
direction : input;
|
|
capacitance : 5.000;
|
|
timing() {
|
|
related_pin : clk;
|
|
timing_type : setup_rising ;
|
|
rise_constraint(scalar) {
|
|
values ("0.050");
|
|
}
|
|
fall_constraint(scalar) {
|
|
values ("0.050");
|
|
}
|
|
}
|
|
timing() {
|
|
related_pin : clk;
|
|
timing_type : hold_rising ;
|
|
rise_constraint(scalar) {
|
|
values ("0.050");
|
|
}
|
|
fall_constraint(scalar) {
|
|
values ("0.050");
|
|
}
|
|
}
|
|
internal_power(){
|
|
rise_power(scalar) {
|
|
values ("11.261");
|
|
}
|
|
fall_power(scalar) {
|
|
values ("11.261");
|
|
}
|
|
}
|
|
}
|
|
pin(ce_in){
|
|
direction : input;
|
|
capacitance : 5.000;
|
|
timing() {
|
|
related_pin : clk;
|
|
timing_type : setup_rising ;
|
|
rise_constraint(scalar) {
|
|
values ("0.050");
|
|
}
|
|
fall_constraint(scalar) {
|
|
values ("0.050");
|
|
}
|
|
}
|
|
timing() {
|
|
related_pin : clk;
|
|
timing_type : hold_rising ;
|
|
rise_constraint(scalar) {
|
|
values ("0.050");
|
|
}
|
|
fall_constraint(scalar) {
|
|
values ("0.050");
|
|
}
|
|
}
|
|
internal_power(){
|
|
rise_power(scalar) {
|
|
values ("11.261");
|
|
}
|
|
fall_power(scalar) {
|
|
values ("11.261");
|
|
}
|
|
}
|
|
}
|
|
bus(addr_in) {
|
|
bus_type : fakeram45_64x7_ADDRESS;
|
|
direction : input;
|
|
capacitance : 5.000;
|
|
timing() {
|
|
related_pin : clk;
|
|
timing_type : setup_rising ;
|
|
rise_constraint(scalar) {
|
|
values ("0.050");
|
|
}
|
|
fall_constraint(scalar) {
|
|
values ("0.050");
|
|
}
|
|
}
|
|
timing() {
|
|
related_pin : clk;
|
|
timing_type : hold_rising ;
|
|
rise_constraint(scalar) {
|
|
values ("0.050");
|
|
}
|
|
fall_constraint(scalar) {
|
|
values ("0.050");
|
|
}
|
|
}
|
|
internal_power(){
|
|
rise_power(scalar) {
|
|
values ("11.261");
|
|
}
|
|
fall_power(scalar) {
|
|
values ("11.261");
|
|
}
|
|
}
|
|
}
|
|
bus(wd_in) {
|
|
bus_type : fakeram45_64x7_DATA;
|
|
memory_write() {
|
|
address : addr_in;
|
|
clocked_on : "clk";
|
|
}
|
|
direction : input;
|
|
capacitance : 5.000;
|
|
timing() {
|
|
related_pin : clk;
|
|
timing_type : setup_rising ;
|
|
rise_constraint(scalar) {
|
|
values ("0.050");
|
|
}
|
|
fall_constraint(scalar) {
|
|
values ("0.050");
|
|
}
|
|
}
|
|
timing() {
|
|
related_pin : clk;
|
|
timing_type : hold_rising ;
|
|
rise_constraint(scalar) {
|
|
values ("0.050");
|
|
}
|
|
fall_constraint(scalar) {
|
|
values ("0.050");
|
|
}
|
|
}
|
|
internal_power(){
|
|
when : "(! (we_in) )";
|
|
rise_power(scalar) {
|
|
values ("11.261");
|
|
}
|
|
fall_power(scalar) {
|
|
values ("11.261");
|
|
}
|
|
}
|
|
internal_power(){
|
|
when : "(we_in)";
|
|
rise_power(scalar) {
|
|
values ("11.261");
|
|
}
|
|
fall_power(scalar) {
|
|
values ("11.261");
|
|
}
|
|
}
|
|
}
|
|
bus(w_mask_in) {
|
|
bus_type : fakeram45_64x7_DATA;
|
|
memory_write() {
|
|
address : addr_in;
|
|
clocked_on : "clk";
|
|
}
|
|
direction : input;
|
|
capacitance : 5.000;
|
|
timing() {
|
|
related_pin : clk;
|
|
timing_type : setup_rising ;
|
|
rise_constraint(scalar) {
|
|
values ("0.050");
|
|
}
|
|
fall_constraint(scalar) {
|
|
values ("0.050");
|
|
}
|
|
}
|
|
timing() {
|
|
related_pin : clk;
|
|
timing_type : hold_rising ;
|
|
rise_constraint(scalar) {
|
|
values ("0.050");
|
|
}
|
|
fall_constraint(scalar) {
|
|
values ("0.050");
|
|
}
|
|
}
|
|
internal_power(){
|
|
when : "(! (we_in) )";
|
|
rise_power(scalar) {
|
|
values ("11.261");
|
|
}
|
|
fall_power(scalar) {
|
|
values ("11.261");
|
|
}
|
|
}
|
|
internal_power(){
|
|
when : "(we_in)";
|
|
rise_power(scalar) {
|
|
values ("11.261");
|
|
}
|
|
fall_power(scalar) {
|
|
values ("11.261");
|
|
}
|
|
}
|
|
}
|
|
cell_leakage_power : 136990.000;
|
|
}
|
|
|
|
}
|