OpenSTA/test/read_saif_null_instance.v

3 lines
33 B
Verilog

module top(input clk);
endmodule