luke
/
OpenSTA
mirror of https://github.com/The-OpenROAD-Project/OpenSTA.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity
OpenSTA/verilog
History
Vitor Bandeira 69e11bbd0d
Merge pull request #300 from The-OpenROAD-Project-staging/secure-sta-test-suite 
test: Add test infrastructure and sample test cases
 		2026-03-18 08:54:06 -03:00
..
test test: Fix test failures after master merge 2026-03-11 10:16:27 +09:00
Verilog.i update copyright 2026-03-10 14:57:45 -07:00
Verilog.tcl update copyright 2026-03-10 14:57:45 -07:00
VerilogLex.ll Recognize some basic specify blocks and ignore them (#309) 2025-10-12 14:11:00 -07:00
VerilogParse.yy update copyright 2026-03-10 14:57:45 -07:00
VerilogReader.cc update copyright 2026-03-10 14:57:45 -07:00
VerilogReaderPvt.hh update copyright 2026-03-10 14:57:45 -07:00
VerilogScanner.hh update copyright 2026-03-10 14:57:45 -07:00
VerilogWriter.cc update copyright 2026-03-10 14:57:45 -07:00