Files
OpenSTA/test/read_saif_null_instance.v
T
2026-03-24 10:31:24 -07:00

3 lines
33 B
Verilog

module top(input clk);
endmodule